

09-25-00

A

UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No.

CY-0005

(New Nonprovisional Applications Under 37 CFR § 1.53(b))

TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted herewith is the patent application of () application identifier or (X) first named inventor, Jianmin Qiao, entitled Method of Making Borderless Contacts in an Integrated Circuit, for a(n):

(X) Original Patent Application.

() Continuing Application (prior application not abandoned):

() Continuation () Divisional () Continuation-in-part (CIP)
of prior application No: _____ Filed on: _____

() A statement claiming priority under 35 USC § 120 has been added to the specification.

(X) A statement claiming priority of a provisional application has been added to the specification.

Enclosed are:

(X) Specification; 26 Total Pages.(X) Drawing(s); 12 Total Sheets.

() Oath or Declaration:

() A Copy of a Newly Executed Combined Declaration and Power of Attorney:

() Signed. () Unsigned. () Partially Signed.

() A Copy from a Prior Application for Continuation/Divisional (37 CFR § 1.63(d)).

() Incorporation by Reference. The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application and is hereby incorporated herein by reference.

() Signed Statement Deleting Inventor(s) Named in the Prior Application. (37 CFR § 163(d)(2)).

() Power of Attorney.

(X) Return Receipt Postcard.

() Associate Power of Attorney.

(X) A Check in the amount of \$ 690.00 for the Filing Fee.

() Preliminary Amendment.

() Information Disclosure Statement and Form PTO-1449.

() A Duplicate Copy of this Form for Processing Fee Against Deposit Account.

() A Certified Copy of Priority Documents (if foreign priority is claimed).

() Statement(s) of Status as a Small Entity.

() Statement(s) of Status as a Small Entity Filed in Prior Application, Status Still Proper and Desired.

() Other: _____

CLAIMS AS FILED				
FOR	NO. FILED	NO. EXTRA	RATE	FEE
Total Claims	<u>20</u>	<u>0</u>	\$18.00	\$ 0.00
Independent Claims	<u>3</u>	<u>0</u>	\$78.00	\$ 0.00
Multiple Dependent Claims (if applicable)				\$0.00
Assignment Recording Fee				\$0.00
Basic Filing Fee				\$690.00
Total Filing Fee				\$ 690.00

Pursuant to 37 CFR § 1.25, at any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 50-0742.

Respectfully submitted,

By: Bradley Sako

Bradley Sako, Attorney of Record, Reg. No.37923

Date: SEPTEMBER 22, 2000

Correspondence Address:

Bradley T. Sako, Patent Attorney
3954 Loch Lomand Way
Livermore, CA 94550
Phone: 1-408-839-1082
Fax: 1-925-961-0184

I hereby certify that this is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR § 1.10 on the date indicated below and is addressed to:

Assistant Commissioner for Patents
Box Patent Application
Washington, D.C. 20231

By: Bradley Sako

Typed Name: Bradley Sako

Express Mail Label No.: EK916772775USDate of Deposit: SEPTEMBER 22, 2000

JC968 U.S. PTO



09/22/00

JC841 U.S. PTO

09/668604



09/22/00

002260 40389960

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Qiao, et al.

Serial No.: N/A

Filed: September 22, 2000

Title: Method of Making Borderless
Contacts in an Integrated Circuit

Attorney Docket No.: CY-0005

Group Art Unit: N/A

Examiner: N/A

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Entry of the following amendments is respectfully requested.

In the Specification

Page 1, after the title please insert, -- **This application claims priority from Provisional Application No. 60/155,752 filed on September 23, 1999** --.

37 C.F.R. §1.10

I hereby certify that this is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR § 1.10 on the date indicated below and is addressed to:

Assistant Commissioner for Patents
Box Patent Application
Washington, D.C. 20231

By: 

Typed Name: Bradley Sako

Express Mail Label No.: EK 916 77277545

Date of Deposit: SEPTEMBER 22, 2000

002250-4098950


IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

REMARKS

Amendments to the Specification

The Specification has been amended to claim priority from a corresponding provisional application.

Respectfully Submitted,

 9/22/00

Bradley T. Sako

Reg. No. 37,923

Bradley T. Sako
3954 Loch Lomand Way
Livermore, CA 94550
Tel. 1-408-839-1082

002260-4098960

METHOD OF MAKING BORDERLESS CONTACTS IN AN INTEGRATED CIRCUIT

TECHNICAL FIELD

5 The present invention relates generally to the fabrication of integrated circuits, and more particularly the formation of contacts in an integrated circuit.

BACKGROUND OF THE INVENTION

Many types of integrated circuits are fabricated using layers of conductive,
10 semiconductive, and/or insulating materials. For example, an integrated circuit may include a substrate in which a number of active devices (such as transistors) are formed. Such active devices may be connected to one another by one or more conductive or semiconductive layers (referred to herein as "conducting layers"). The interconnecting conducting layers may be separated from one another by insulating layers. Insulating and conducting layers are typically
15 deposited according to a predetermined deposition "recipe" which may define the various materials, conditions and environment used to deposit a layer. Recipes may also be used to etch or pattern an insulating or conducting layer. For example, an etch recipe may be used to form contact holes in an insulating layer, while another set of recipes may be used to pattern a conducting layer.

20 A conducting layer may be formed from a single conductive (or semiconductive) material. In addition, a conducting layer may also be a composite of one or more conductive (or semiconductive) materials. As just a few examples, a conducting layer may include a first layer of conventionally doped polycrystalline silicon (polysilicon) and a second layer of "silicide" (silicon-metal alloy). Alternatively, a conducting layer can include one or more metal layers
25 and/or alloys. As just a few examples, a conducting layer can include aluminum, copper, or

more complex arrangements, such as a titanium(Ti)-tungsten(W) alloy layered onto bulk aluminum, with an underlying barrier layer comprising Ti, Ti-nitride (TiN), or a Ti alloy.

Similarly, an insulating layer may be formed from a single material or a composite of materials. As just one example, an insulating layer may include a "doped" silicon dioxide ("oxide") and/or an "undoped" silicon oxide. The doped silicon oxide can include dopant elements, such as boron and phosphorous, while the undoped silicon oxide will be essentially free of dopant elements.

An insulating layer may perform a variety of functions in an integrated circuit. For example, an insulating layer may serve to electrically isolate one conducting layer or structure from another. Further, an insulating layer may serve as the surface on which subsequent layers are formed and patterned. Therefore, in many cases it may be desirable for an insulating layer to provide a relatively planar surface.

Different conducting layers may be connected to one another and/or to a substrate by contacts and/or vias. Contacts and/or vias can include contact holes that extend through one or more insulating layers. Conventionally, a contact may connect a substrate to a conducting layer, while a via may connect two different conducting layers to one another.

A conventional way of forming a contact hole in one or more insulating layers may include lithography and etch steps. Lithography can be used to form a pattern over an insulating layer (that includes the location of contact holes). An etch step can transfer the pattern onto one or more lower situated insulating layers.

One concern with certain contact structures can be the alignment of a contact with a lower conducting layer. Because a contact is usually formed by etching a hole through an insulating layer to an underlying conducting layer, it is desirable for the etched hole to be

002260-4093960
situated directly over the desired contact location in the lower conducting layer. To make the alignment of a contact with an underlying conducting layer easier, an underlying conducting layer can be formed with "borders" (also referred to as landings). A border can be a wider portion in a conducting line that provides a larger area to align a contact with. Borders may thus
5 be used to compensate for alignment errors between a lower conducting layer and a contact hole.

A drawback to borders in conductive patterns is the increased area that such structures may require. Line pitches may have to be increased and/or the layout of conductive patterns with borders may be more complex.

10 One approach to reducing the area of a contact and/or via is a "borderless contact." A borderless contact may provide a conductive connection between two different conducting layers without a border structure.

15 A conventional borderless contact may be formed by one or more etch steps that may define an interconnect pattern in an insulating layer. Conducting material(s) may then be deposited into the etched pattern. Portions of a conducting material on a surface of the insulating material may be removed, leaving conducting material(s) in an interconnect pattern etched within an insulating layer.

20 Another type of contact that may compensate for alignment errors is a "self-aligned" contact (SAC). A self-aligned contact may include a lower conducting structure (such as a transistor gate) that includes a top insulating layer and a side insulating layer (such as a "sidewall"). With such an arrangement, a contact hole can be etched without a minimum spacing requirement with respect to the lower conducting structure.

After a conducting layer has been deposited to form a contact or via, it may be desirable

to remove portions of the deposited layer. As just two examples, the conducting layer may be etched back or polished back. One way to improve the controllability of such removal process is to form a “stop” layer. Compared with a layer that is being removed, a stop layer may have a slower removal rate.

5 Borderless contacts and/or self-aligned contacts/vias may increase the density of an integrated circuit. However, integrating particular self-aligned contacts methods into the same manufacturing process as borderless contacts may result in some drawbacks. One example of such a drawback will be described with respect to a manufacturing process shown in FIGS. 7A to 7J.

10 FIG. 7A shows a side-cross sectional view of a substrate **700** on which a conducting structure **702** may be formed. A top insulating structure **704** and a side insulating structure **706** may be formed over a conducting structure **702**. In the particular arrangement of FIG. 7A, a conducting structure **702** may include the gate of an insulated gate field effect transistor (IGFET).

15 In FIG. 7B a first insulating layer **708** has been formed over a conducting structure **702** and a substrate **700**. In FIG. 7C, a second insulating layer **710** has been formed over the first insulating layer **708**. A first insulating layer **708**, as just one example, may include doped silicon dioxide. A second insulating layer **710**, as just one example, may include undoped silicon dioxide.

20 As shown in FIG. 7D, a second insulating layer **710** may be patterned with a lithography and etch step. A layer of photoresist **712** may be formed over a second insulating layer **710**. A pattern may be developed in a layer of photoresist **712** that includes a contact mask opening **714** at contact hole locations.

A photoresist layer **712** may be removed, to form a “hard” etch mask in a second insulating layer **710**. A self-aligned contact etch may form a self-aligned contact hole **716** through a first insulating layer **708**. A structure following such a step is shown in FIG. 7E.

FIG. 7F shows a self-aligned contact hole following a deposition of a first conducting material **718** into a self-aligned contact hole **716**.

FIG. 7G shows a contact structure following a step that removes a portion of a first conducting material **718** to form a contact structure **720**. Such a removal step may include chemical mechanical polishing (CMP). A second insulating layer **710** may be a CMP stop layer that may prevents the over-polishing of a resulting contact structure. Thus, in the particular arrangement illustrated by FIGS. 7A-7K, a second insulating layer **710** may be a hard mask and a CMP stop layer.

As shown in FIG. 7H, a first interconnect structure **722** may be formed over a second insulating layer **710**. A first interconnect structure **722** may make ohmic contact with a contact structure **720**. A first interconnect structure **722** may be formed by depositing a conducting layer, and then patterning such a layer with conventional photolithographic and etch steps.

Referring now to FIG. 7I, a third insulating layer **724** may be deposited over a first interconnect structure **722** and resulting contact structure **720**.

A third insulating layer **724** may be etched according to a borderless contact etch mask **726** to form pattern openings **730** in a third insulating layer **724**. An integrated circuit structure following a first borderless contact etch is shown FIG. 7K. A third insulating layer **724**, as just one example, may include updoped silicon dioxide.

FIG. 7K also shows a drawback associated that may be associated the approach of FIGS. 7A-7K. In particular, in the event there is no substantial selectivity between a first, second and

third insulating layer (708, 710 and 724), contact/via overetch, shown by overetch portion 730, may occur.

SUMMARY OF THE INVENTION

5 According to the disclosed embodiments of the invention, methods and structures for forming an integrated circuit contact and/or via structure may include forming an insulating layer that can serve as a removal stop for a conducting material in the formation of a first contact or via. Such an insulating layer may also form an etch stop for a subsequently formed borderless contact pattern.

10 According to one aspect of the disclosed embodiments, an insulating layer may form a self-aligned contact hard etch mask and an etch stop for a subsequently formed borderless contact pattern.

15 According to another aspect of the disclosed embodiments, an insulating layer may form a self-aligned contact hard etch mask, a removal stop for a conducting material in the formation of a first contact or via, and an etch stop for a subsequently formed borderless contact pattern.

 According to another aspect of the disclosed embodiments, an insulating layer may be a capping layer for a lower insulating layer and form an etch stop for a subsequently formed contact or via hole.

20 According to another aspect of the disclosed embodiment, an integrated circuit may include a first insulating layer, and a second insulating layer formed over the first insulating layer. The second insulating layer may be a composite of two insulating materials, and form a removal stop for a conducting material in the formation of a first contact or via and an etch

stop for a subsequently formed borderless contact pattern.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a flow diagram of a first embodiment.

5 FIGS. 2A-2G are side cross sectional views of an integrated circuit formed according to the first embodiment.

FIG. 3 is a flow diagram of a second embodiment.

FIGS. 4A-4H are side cross sectional views of an integrated circuit formed according to the second embodiment.

10 FIG. 5 is a flow diagram of a third embodiment.

FIGS. 6A-6Q are side cross sectional views of an integrated circuit formed according to the third embodiment.

FIGS. 7A-7K are side cross-sectional views of a conventional integrated circuit fabrication approach that may result in an overetched borderless contact pattern.

DETAILED DESCRIPTION OF THE EMBODIMENTS

15 Various embodiments will now be described in conjunction with a number of charts and diagrams. The embodiments set forth approaches to forming an integrated circuit that may include a “stop” layer for a borderless contact etch. Such a stop layer may also form one or more of the following: a stop layer for a lower contact structure, a “hard” contact etch mask for a lower contact structure, or a “cap” layer for a lower insulating layer.

Referring now to FIG. 1, a flow chart shows steps in a manufacturing process according to a first embodiment. FIGS. 2A to 2G are side cross sectional views illustrating

various steps of the first embodiment. A first embodiment method is designated by the general reference character **100**, and is shown to include a step **102** of forming a composite layer over a first insulating layer.

A portion of an integrated circuit following a step **102** is shown in FIG. 2A. A composite layer **200** may be formed on a first insulating layer **202**. A composite layer **200** may include at least two materials that have different responses to an applied etch. In particular, a composite layer **200** may include a first composite material **200-1** and a second composite material **200-2**. When a particular etch is applied to a composite layer **200**, a first composite material **200-1** may etch at a slower rate than a second composite material **200-2** (or vice versa).

It is understood that while the various embodiments may refer to insulating and/or conducting layers as a “first” such layers, such a term should not be construed as being limited to a first layer formed in a manufacturing process. Other layers may be formed below and/or prior to a “first” layer. Along these same lines, while an insulating or conducting layer may be referred to as a subsequent (e.g., “second,” “third” etc.) such layer, other layers may be formed between a first layer and a subsequent such layer.

A first embodiment **100** may continue by forming a contact hole (step **104**). As shown in FIG. 2B, a contact hole **204** may extend through a composite layer **200** and a first insulating layer **202**. A contact hole **204** may expose a lower conducting layer (not shown), such as an interconnect layer or a substrate. Such a lower conducting layer may include conductive and/or semiconductive materials.

It is understood that a “contact” hole may also refer to a hole formed for a contact or via. As just two examples, a contact hole may be formed between a substrate and an

interconnect layer or between two interconnect layers.

Once a contact hole **204** has been opened, a conducting layer may be formed (step **106**). As shown in FIG. 2C, a conducting layer **206** may fill a contact hole **204**, and may also be formed over a composite layer **200**.

5 As shown in FIG. 1, the first embodiment **100** may continue with a step that removes a conducting layer with a composite layer as a stop (step **108**). Such a removal step **108** may include, as just two examples, an etch back step or more preferably, a chemical-mechanical polishing step. An integrated circuit following a step **108** is shown in FIG. 2D. Portions of a conducting layer **206** have been removed, exposing a composite layer **200** and forming a
10 contact structure **208**.

A first interconnect structure may then be formed (step **110**). As shown in FIG. 2E, a first interconnect structure **210** may be formed on, and make contact with, a contact structure **208**. In the particular example of FIG. 2E, a first interconnect structure **210** is offset with respect to a contact structure **208**.

15 As shown by step **112** and FIG. 2F, a second insulating layer **212** may be deposited over a contact first interconnect structure **210** and a composite layer **200**.

A borderless contact pattern may then be etched through a second insulating layer **212** with a composite layer **200** as an etch stop (step **114**). As shown in FIG. 2G, a borderless contact pattern **214** may expose a first interconnect structure **210**. In the particular
20 arrangement of FIG. 2G, a first composite material **200-1** in composite layer **200** may serve as an etch stop, etching at a slower rate than a second insulating layer **212**.

In this way, a composite layer **200** may serve as a conducting material removal stop, and as a borderless contact pattern etch stop.

FIG. 3 is a flow diagram of a second embodiment. FIGS. 4A-4H are side cross sectional views of an integrated circuit manufactured according to a second embodiment.

The second embodiment is designated by the general reference character **300** and may include forming a first insulating layer over a conductive structure with a sidewall (step **302**).

5 An integrated circuit following a step **302** is shown in FIG. 4A. A conductive structure **400** having an insulating sidewall **402** may be formed on a substrate **404**. In the particular arrangement of FIG. 4A, a conductive structure may include a top insulating structure **406**. A first insulating layer **408** may be formed over the conductive structure **400**.

10 A step **304** may include forming a composite layer over a first insulating layer. A resulting structure is shown in FIG. 4B. A composite layer **410** may be situated over first insulating layer **408**. In one arrangement, a composite layer **410** may have the same general structure as composite layer **200** of FIGS. 2A-2G, including a first composite material **410-1** and a second composite material **410-2**. First composite material **410-1** may have a different response to an applied etch than second composite material **410-2**.

15 A second embodiment **300** may continue by forming a “hard” contact etch mask out of a composite layer (step **306**). A “hard” etch contact etch may be an etch mask formed from an integrated circuit material, rather than a layer of developed photoresist. A hard contact etch mask may include a hard etch mask opening **412** in a location where a contact may be formed.

20 Once a hard contact etch mask is formed, a contact hole may be etched (step **308**). An integrated circuit following a step **308** is illustrated in FIG. 4D. A contact hole etch may remove a portion of a first insulating layer **408** that is exposed by a hard etch mask opening **412** and form a contact hole **414** therein. In the particular arrangement of FIG. 4D, a self-

aligned contact to substrate **404** may be formed with respect to conductive structure **400**.

Following the formation of a contact hole **414** with a composite layer **410** as a hard etch mask, a contact structure may be formed (step **310**). FIG. 4E shows a contact structure **416** formed within a contact hole **414**. A contact structure **416** may include a conductive material and provide a conductive path between a substrate **404** and a subsequently formed conductive layer.

It is understood that while FIG. 4E illustrates a self-aligned contact to a substrate **404**, a second embodiment may include other such contacts. Self-aligned contacts may be made to thin film transistors instead of transistors formed in a bulk silicon substrate, to name but one example.

It is also understood that a contact structure **416** may be formed in a variety of ways. To name but two examples, a conducting layer may be deposited and then patterned, or a conducting layer may be deposited and then chemically-mechanically polished and/or etched back to form a “plug” contact structure.

A first interconnect structure may then be formed (step **312**). A first interconnect structure may have the same general arrangement as the first interconnect structure **210** described in conjunction with FIG. 2E.

The second embodiment **300** may further include a forming a second insulating layer over a first interconnect structure (step **314**). A resulting integrated circuit is shown in FIG. 4G, and includes a second insulating layer **420** formed over a first interconnect structure **418** and composite layer **410**.

The second embodiment **300** may continue with a borderless contact pattern etch (step **316**). As shown in FIG. 4H, a borderless contact pattern **422** may expose a first

interconnect structure **418**. As in the case of FIG. 2G, in the particular arrangement of FIG. 4H, a first composite material **410-1** in composite layer **410** may serve as an etch stop, etching at a slower rate than a second insulating layer **420**.

In this way, composite layer **410** may serve as a hard contact etch mask, and as a
5 borderless contact pattern etch stop.

A third embodiment is shown in FIG. 5, designated by the general reference character **500**. A number of cross sectional views are set forth in FIGS. 6A-6Q illustrating an integrated circuit formed according to the third embodiment **500**.

A third embodiment **500** may include depositing a first insulating layer over a gate
10 with sidewalls (step **502**). In FIG. 6A, a gate **600** may be formed on a gate insulator **602** over a substrate **604**. Sidewalls **606** may be formed on the sides of a gate **600**. A gate **600** may form one part of an insulated gate field effect transistor.

A first insulating layer **608** may be formed over a gate **600**. A first insulating layer **608** may include doped silicon dioxide. As just a two examples, a first insulating layer **608**
15 may include silicon dioxide, more preferably silicon dioxide that is doped with phosphorous (phosphosilicate glass or “PSG”). Alternatively, a first insulating layer may be doped with boron and phosphorous (borophosphosilicate glass or “BPSG”).

A first insulating layer may be deposited using chemical vapor deposition (CVD), or plasma enhanced or plasma assisted CVD (PECVD and PACVD), or high density plasma
20 (HDP) deposition, to name but a few examples. A PSG or BPSG layer can be subject to a “reflow” and/or planarization step. BPSG and/or PSG may provide advantageous reflow and/or space filling properties.

It is understood that while a first insulating layer has been discussed as including a

single material (e.g., BPSG or PSG), such a first insulating layer may include layers of different materials.

A first insulating layer **608** may be planarized after it is deposited (step **504**). Planarization may include a chemical-mechanical polishing (CMP) step, as just one example.

5 Alternatively, planarizing may be accomplished by an isotropic etching step, or by a relatively low temperature and/or short duration reflow step, but CMP is preferred. An integrated circuit following the planarization of a first insulating layer **608** is shown in FIG. 6B.

10 Once a first insulating layer **608** has been planarized, a third embodiment **500** can continue with a deposition of a composite layer over a first insulating layer **608** (step **506**). Such a step **506** may include depositing a first composite layer material **610-1** on a first insulating layer **608**. A first composite layer material **610-1** may include silicon nitride. Such a silicon nitride layer may have a thickness in the range of 1500 Å to 100 Å, preferably in the range of 1000 Å to 250 Å, more preferably about 500 Å. A step **506** may further
15 include depositing a second composite layer material **610-2** on a first composite layer material **610-1**. A second composite layer material **610-2** may include doped or undoped silicon dioxide, preferably undoped silicon dioxide (undoped silicate glass or USG). Such a USG layer may have a thickness in the range of 3000 Å to 250 Å, preferably in the range of 2000 Å to 500 Å, and more preferably about 1500 Å.

20 A silicon nitride layer in a composite layer may provide a different etch response than a silicon dioxide layer in a composite layer. As just one example, a silicon nitride layer may provide a high degree of selectivity to an “oxide” etch (an etch for removing silicon dioxide).

It is understood that while a composite layer **610** has been described that includes

silicon dioxide and silicon nitride for a degree of etch selectivity, other materials may be used. As just two examples, a composite layer **610** may include a layer of silicon oxynitride and a layer of silicon dioxide, or a layer of silicon nitride and a layer of silicon oxynitride.

Silicon nitride may be formed by plasma enhanced chemical vapor deposition (PECVD) with silane (SiH_4) as a source of silicon and ammonia (NH_3), and/or nitrogen (N_2) and possibly nitrous oxide (N_2O) as a source of nitrogen, to name but a few examples.

Silicon oxynitride may be formed by PECVD with silane or dichlorosilane (SiCl_2H_2) as a source of silicon and nitrous oxide as a source of nitrogen and oxygen, to name but a few examples.

A USG layer may be formed by PECVD methods, with tetraorthoethylsilicate (TEOS) as a source material. Alternatively, a USG layer may be formed with silane or dichlorosilane as a source of silicon, and nitrous oxide or nitric oxide (NO) as sources of oxygen, to name but a few examples.

A composite layer **610** may serve as a “capping” layer for first insulating layer **608**, preventing the migration of dopants from a first insulating layer and/or preventing moisture from migrating into a first insulating layer.

As shown in FIG. 5, a third embodiment **500** may continue by forming a contact mask over a composite layer (step **508**). As shown in FIG. 6D, a step **508** may include forming a contact mask **612** having a contact mask opening **614** therein. In one particular approach, a contact mask **612** may include a layer of photoresist that is deposited and then developed. To provide favorable photolithographic results, a photoresist layer may also include an antireflective coating. A contact mask opening **614** may be situated over locations where a contact may be formed.

It is noted that a contact hole may be formed through a composite layer **610** and first insulating layer **608** with a contact mask **612** functioning as an etch mask. However, in the particular approach illustrated by FIGS. 6A to 6Q, a composite layer **610** may be a “hard” etch mask. Accordingly, the third embodiment **500** may include forming an opening in the composite layer (step **510**). Such a step **510** may include etching through a composite layer **610**. As just one example, an opening may be formed with a reactive ion etch (RIE). An RIE etch may be a single etch step with a recipe that does not include substantial selectivity between the materials of a composite layer **610**. Alternatively, such an etch may include multiple etch steps that remove various composite layer **610** materials (such as **610-1** and **610-2**) separately. An example of integrated circuit following a step **510** is shown in FIG. 6E, and includes a hard mask opening **616**.

Using a hard mask in the place of a conventional mask of photoresist may result in advantageous improvements in contact aspect ratio. One approach illustrating such a hard mask is set forth in commonly-owned copending U.S. Patent Application No. 09/326,432, entitled METHOD AND STRUCTURE FOR MAKING SELF-ALIGNED CONTACTS, the contents of which are incorporated by reference herein.

After forming openings in a composite layer **610**, a contact mask **614** may be removed (step **512**). If a contact mask **614** is formed from photoresist, such a step may include removing the photoresist with a plasma etch (“ashing”).

With a hard mask in place (formed from the composite layer **610**), a third embodiment **500** may continue with a self-aligned contact etch (step **514**). As shown in FIG. 6G, a self-aligned contact etch may form a contact hole **618** to a substrate **604** that is self-aligned with respect to a gate **600**. A self-aligned contact etch, as just one example, may

preferably include a substantially anisotropic RIE. Of course, other etch methods may be used in a self-aligned contact, such as a wet chemical etch, to name but one example.

In the particular method of FIG. 5, a conducting “liner” may be deposited (step **516**). A conducting liner may be a material, or combination of materials, that can provide a diffusion barrier for a subsequently deposited material and/or provide a conductive layer that adheres to lower layers. A step **516** may include sputtering a layer of titanium (Ti), followed by a layer of titanium nitride (TiN), as just one example. FIG. 6H shows an integrated circuit following a conducting liner deposition. A conducting liner **620** may be formed over a composite layer **610** and into a contact hole **618**, including an exposed portion of a substrate **604**. A conducting liner **620** may then be alloyed to a substrate (step **518**).

A first conducting layer may then be deposited (step **520**). As shown in FIG. 6I, a first conducting layer **622** may fill a contact hole **618** and be formed over a composite layer **610**. A first conducting layer **622** may include tungsten (W). A tungsten layer may be deposited with plasma vapor deposition (PVD) or CVD techniques using silane and tungsten hexafluoride (WF₆) as reactant gases, as just two examples.

Portions of a first conducting layer may then be removed with a composite layer as a stop (step **522**). In the particular arrangement of FIG. 6J, a step **522** may include a CMP step. With composite layer **610** functioning as a stop, first conducting layer **622** may be removed exposing a composite layer **610** and forming a “plug” contact structure **624**.

A third embodiment **500** may further include depositing a second conducting layer (step **524**). As shown in FIG. 6K, a second conducting layer **626** may be formed over a composite layer **610** and a contact structure **624**. A second conducting layer **626** may include titanium (Ti) as but one example. Such a titanium layer may preferably be formed by

sputtering, as just one example.

A first interconnect mask may then be formed (step **524**). As just one example, a first interconnect mask may be formed with conventional photolithographic and etch techniques. An integrated circuit following a step **524** is shown in FIG. 6L. A first interconnect mask portion **628** can be formed over a second conducting layer **626** where a first interconnect structure may be formed.

A first interconnect structure may then be etched (step **528**). An etch step may remove portions of a second conducting layer to form a first interconnect structure. A first interconnect mask may then be removed. In FIG. 6M, a first interconnect structure is shown as item **630**.

A third embodiment **500** may continue by depositing a second insulating layer (step **530**). As shown in FIG. 6N, a second insulating layer **632** may be formed over a composite layer **610** and contact structure **624**. In one particular arrangement, a second insulating layer **632** may include silicon dioxide. Silicon dioxide may be formed by PECVD with tetraorthoethylsilicate (TEOS) as a source material. Alternatively, silicon dioxide may be formed with silane or dichlorosilane as a source of silicon, and nitrous oxide or nitric oxide (NO) as sources of oxygen, to name but a few examples.

A second insulating layer may be subsequently planarized according to conventional techniques, such as a chemical mechanical polishing and/or an etch back step, to name but two examples.

A borderless contact mask may then be formed over a second insulating layer (step **532**). As shown in FIG. 6O, a borderless contact mask **634** may include pattern openings **636** corresponding to a desired contact pattern. A borderless contact mask **634** may be

formed with conventional photolithographic techniques that develop a layer of photoresist. Alternate methods may include forming a "hard" mask, as just one example.

With a borderless contact mask in place, a borderless contact etch may take place (step 534). As shown in FIG. 6P, a borderless contact etch may remove exposed portions of a second insulating layer 632 and a borderless contact pattern 638 may be formed. A borderless contact etch may be selective between a portion of a composite layer 610 and a second insulating layer 632. As just one example, a second insulating layer 632 may include silicon dioxide while a composite layer 610 may include silicon nitride and/or silicon oxynitride. In such an arrangement, a borderless contact etch may be an oxide (i.e., silicon dioxide) etch.

With a borderless contact pattern formed in a second insulating layer, a borderless contact structure may be formed (step 536). As shown in FIG. 6Q, a borderless contact pattern may be removed, and a third conducting layer may be deposited into a borderless contact pattern 638. In one particular arrangement, a third conducting layer may include aluminum, deposited by sputtering and/or plasma enhanced chemical vapor deposition techniques. Portions of a third conducting layer may then be removed, by way of an etch back step and/or a chemical-mechanical polishing step, to name but two examples. A borderless contact structure 640 may be coupled to a first interconnect structure 630 and/or a contact structure 624.

It is understood that in the particular arrangement illustrated by FIG. 6Q, a borderless contact structure 640 is not a contact or via, but may include a conductive line extending through a second insulating layer 632 that is connected to one or more first interconnect structures (such as 630). Further, while the arrangement of FIGS. 6A to 6Q illustrates a

borderless contact structure formed with a single etch step, other borderless contact structures may be formed. As just one example, a borderless contact pattern may be formed with multiple etch steps and/or include integral contacts and/or vias. A conventional “dual damascene” borderless contact arrangement is but one example of such an alternate arrangement.

In this way, a third embodiment **500** may include a composite layer that may be a capping layer for an underlying insulating layer, a hard etch mask for an underlying insulating layer, a stop layer for a conducting layer removal step (such as CMP), and a stop layer for a borderless contact pattern etch.

A structure formed according to the various embodiments may include a first insulating layer, an intermediate layer (such as a composite layer), and a second insulating layer formed over the intermediate layer. A contact or via structure may extend through a first insulating layer and intermediate layer. An intermediate layer may include a material that may function as a removal stop (such as a CMP stop or etch back stop).

A structure formed according to the various embodiments may further include a borderless contact structure that extends through a second insulating layer and has a conductive connection to a contact or via. An intermediate layer may further include a material having different etch properties than a second insulating layer and may function as an etch stop for a borderless contact pattern formed in the second insulating layer.

It is understood that while the various particular embodiments have been set forth herein, methods and structures according to the present invention could be subject to various changes, substitutions, and alterations without departing from the spirit and scope of the invention.

IN THE CLAIMS

What is claimed is:

1. A method, comprising:

5 forming a stop layer that is a conductive layer removal stop in a
 contact formation step and an etch stop in a borderless contact etch.

2. The method of claim 1, wherein:

10 the stop layer is a composite layer that includes at least two different
 materials.

3. The method of claim 3, wherein:

15 the stop layer includes a layer comprising silicon dioxide and a layer
 comprising silicon nitride.

4. The method of claim 3, wherein:

 the stop layer includes a layer comprising silicon dioxide and a layer
 comprising silicon oxynitride.

20 5. The method of claim 3, wherein:

 the stop layer includes a layer comprising silicon oxynitride and a
 layer comprising silicon nitride.

6. The method of claim 2, wherein:

the stop layer includes a first layer that is less than 1500 angstroms thick and a second layer that is less than 1500 angstroms thick.

5 7. The method of claim 1, wherein:

the contact formation step includes chemical-mechanical polishing.

8. The method of claim 1, wherein:

the borderless contact etch includes a reactive ion etch.

002260-4089960

9. A method, comprising:

removing a first conducting layer formed over a stop layer having a contact hole formed therein, with the stop layer as a removal stop; and

etching a borderless contact pattern into an insulating layer formed over the stop layer, with the stop layer as an etch stop.

10. The method of claim 9, wherein:

removing a first conducting layer includes chemical-mechanical polishing.

11. The method of claim 1, further including:

forming a conducting interconnect structure after removing a first conducting layer; and

the borderless contact pattern exposes at least a portion of the conducting interconnect structure.

12. The method of claim 11, wherein:

removing a first conducting layer with the stop layer as a removal stop forms a contact structure; and

the conducting interconnect structure contacts the contact structure.

13. The method of claim 9, wherein:

the insulating layer includes silicon dioxide; and

[illegible]

- 5

15. A method, comprising:

forming a stop layer between a first insulating layer and a second insulating layer having a substantially slower removal rate than a conducting material in a step that removes the conducting material and forms a contact in the first insulating layer and having a substantially slower removal rate than the second insulating material in an etch step that forms a borderless contact pattern in the second insulating layer.

16. The method of claim 15, wherein:

a material removal step includes chemical-mechanical polishing.

17. The method of claim 15, wherein:

a conducting material includes a metal and the stop layer includes $\text{Si}_x\text{N}_y\text{O}_z$, where X and Z are integers and Y is an integer that can include zero.

18. The method of claim 17, wherein:

a second insulating layer includes silicon dioxide and the stop layer further includes silicon nitride.

19. The method of claim 15, wherein:

the first insulating layer includes silicon dioxide having a concentration of phosphorous dopant that is greater than 5% by weight.

20. The method of claim 19, wherein:

the stop layer includes a layer of substantially undoped silicon dioxide.

5

10

[illegible]

5




FIG. 1




FIG. 2F




FIG. 2G




FIG. 3




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 4F




FIG. 4G




FIG. 4H




FIG. 5




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 6E




FIG. 6F




FIG. 6M




FIG. 6N




FIG. 6O




FIG. 6P




FIG. 6Q




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 7E




FIG. 7F




FIG. 7G




FIG. 7H




FIG. 7I




FIG. 7J





FIG. 7K

United States Patent & Trademark Office

Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

There are 11 sheets of drawings.

☐ Scanned copy is best available.
